NEWWOOD SOLUTIONS Ltd



Derby Office: 15 Kings Croft, Allestree, Derby, DE22 2FP. Tel +44 (0)1332 721326

Reading Office: 13 Highfield Road, Tilehurst, Reading RG31 6YR. Tel +44 (0) 118 9012298

Email: sales@newwoodsolutions.co.uk

Web: www.newwoodsolutions.co.uk

IP-DIO-8606/2 User Configurable 48-bit Digital I/O Board INDUSTRY PACK

USERS MANUAL

Document No: 8606_2/UTM/G/X1.0 Date: 04/03/2019 Author: MRN



Revision History

The following table shows the revision history for this document.

Date	Version	Change Notes				
04/03/2019	1.0	Issued				

CRITICAL APPLICATIONS DISCLAIMER

THIS PRODUCT FROM NEWWOOD SOLUTIONS LTD USES COMPONENTS THAT ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, "CRITICAL APPLICATIONS").

FURTHERMORE, SOME COMPONENTS USED IN THIS NEWWOOD SOLUTIONS LTD PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR.

THE CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF NEWWOOD SOLUTIONS LTD PRODUCT IN CRITICAL APPLICATIONS.

CONTENTS

1.	INTRODUCTION				
2.	PRODUCT SPECIFICATIONS	4			
3.	FPGA DEVELOPMENT TOOLS AND FILES	4			
	3.1 FPGA PIN OUTS CONSTRAINS FILE	4			
	3.2 PROGRAMMING CABLE FOR XILINX® FPGAs	4			
	3.3 XILINX XC3S200AN-5 DATA SHEET AND DESIGN GUIDES	5			
4.	INDUSTRY PACK STANDARD	5			
5.	JUMPERS	5			
6.	CONTACT INFORMATION	5			
7.	IP-DIO8606/2 CARD I/O 50-WAY SCSI-2 CONNECTORS PIN ASSIGNMENTS	6			



1. INTRODUCTION

This is a single-width IP module with user configurable FPGA in the form of a Xilinx Spartan 3 FPGA XC3S200AN-5 with 200,000 system gates, and forty eight channels of user buffered digital input/output.

The 48 digital I/O lines are in 6 groups of 8 bits and can be set as inputs or outputs via the FPGA logic. The I/O lines are fitted with a resistor network which allows a selectable pull up/down voltage of GND, +3.3V or 5V. The unit also has an on-board 50MHz clock oscillator. The Xilinx FPGA can be configured using free software which can be down loaded from the Xilinx Website

The FPGA logic is configurable via JTAG plug on the IP card.

The I/O buffer devices are bidirectional level translators which have a 24mA drive rating and allow the inputs or outputs to be +5V tolerant.

There is an optional memory which can be fitted. This is a 16M-bit static RAM organized as 1024K words by 16 bits with a 10ns High-speed access time.

There are also three user selectable jumpers which gives the user the ability for further control of the FPGA firmware by allowing input lines to the FPGA to be pulled low.

2. PRODUCT SPECIFICATIONS

Size:	Single width Industry Pack 1.8ins x 3.9 ins
Operating temp:	0 to 45 deg C ambient
Number of input/outputs:	48 (configurable as 6 groups of 8 in or 8 out I/O)
Input level:	TTL
Output level:	TTL 24mA, programmable logic sense high or low true
Input/output termination:	4k7 ohms to 0V, or +3.3V or 5V by jumpered selection
Internal clock:	50MHz oscillator.
Clock accuracy:	+/-100ppm (0.01%)
Power:	+5V @ 250mA typical

3. FPGA Development Tools and Files

The Xilinx FPGA used on the 8606/2 can be configured using free software which can be down loaded from the Xilinx Website:

 $\label{eq:https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools/v2012_4---14_7.html.$

3.1 FPGA Pin Outs Constrains File

A User Constrains file detailing the FPGA pin outs is provided with the unit.

3.2 Programming Cable for Xilinx® FPGAs

A low cost solution is the Digilent JTAG HS2 Programmer.

The joint test action group (JTAG) HS2 programming cable is a high-speed programming solution for Xilinx® field-programmable gate arrays (FPGAs). The cable is fully compatible will all Xilinx tools and can be seamlessly driven from iMPACT[™], ChipScope[™], and EDK. The HS2 attaches to target boards using Digilent's 6-pin, 100-mil spaced programming header or Xilinx's 2x7, 2mm connector and the included adaptor.

3.3 Xilinx XC3S200AN-5 Data Sheet and Design Guides

Data sheets and design guides can be down loaded from the Xilinx website. Example:

XC3S200AN-5 Data sheet: https://www.xilinx.com/support/documentation/data_sheets/ds557.pdf

4. Industry Pack Standard

The IP Module is a versatile electronic module that provides a convenient level of modularity for implementing a wide range of I/O, control, interface, analogue and digital functions. Two connectors are used on each IP Module. One is dedicated to control of the IP Module, and is fully specified. The other connector is provided for the IP Module's specific function. Its interface is called the I/O Interface. All 50 signals in the I/O Interface are defined by each IP Module.

The IP standard is defined in the ANSI/VITA 4-1995 (R2002) standard.

5. Jumpers

J1 controls selection of I/O termination voltage for all banks.

- 2-4 Terminate data I/O lines to GND
- 2-1 Terminate data I/O lines to 3.3V
- 2-3 Terminate data I/O lines to 5V

User defined Jumpers. With jumper fitted line is connected to GND

J2 connected to FPGA pin K14

J3 connected to FPGA pin G13

J4 connected to FPGA pin K13

IMPORTANT NOTE if J2, J3 or J4 are fitted the relevant FPGA pin must be set as an input.

6. Contact Information

For further information on designing with this product contact: <u>hardware_enquiries@newwoodsolutions.co.uk</u>

7. IP-DIO8606/2 Card I/O 50-way SCSI-2 connectors Pin Assignments

TB8304 is a VME64X rear transition card with 4 x 50-way SCSI-2 connectors each which can be connected to an 8901 terminal board.

DIO8606/2 Signal	DIO8606/2 Buffer IC PCB IDENT	DIO8606/2 FPGA Pinning	DIO8606/2 50-way SCSI-2 Pinning		VTB8304 50-way SCSI-2 Pinning	VDB8901 Terminal Board	Notes
Set I	/O direction E	Bank 1 FPGA	Pin = L16			200.0	
I/01	6	D13	1		26	26	
1/02	6	C13	2		1	1	
1/03	6	B15	3		27	27	
1/04	6	B14	4		2	2	
1/05	6	A14	5		28	28	
1/06	6	A13	6		3	3	
1/07	6	B12	7		29	29	
1/08	6	A12	8		4	4	
1/00	O direction E	Pank 2 EPCA	Din _ U12	-		-	
					20	30	
1/09	9	Δ11	9 10		5	50	
1/010	9	P10	10		21	21	
1/012	9	A10	10		51	51	
1/012	9		12		22	22	
1/013	9	0	14		32 7	یک ۲	
1/014	9	A9	14		1	1	
1/015	9	A/	15		<u> </u>	<u>ు</u> ర	
1/016	9				0	0	
Set I	O direction E	Bank 3 FPGA	Pin = D16				
1/01/	10	A6	17		34	34	
I/O18	10	B6	18		9	9	
I/O19	10	A5	19		35	35	
I/O20	10	C5	20		10	10	
I/O21	10	A4	21		36	36	
I/O22	10	B4	22		11	11	
I/O23	10	A3	23		37	37	
I/O24	10	B3	24		12	34	
Set I/O direction Bank 4 FPGA Pin = G14							
I/O25	11	F8	25		38	38	
I/O26	11	E7	26		13	13	
I/O27	11	C6	27		39	39	
I/O28	11	D7	28		14	14	
I/O29	11	E10	29		40	40	
I/O30	11	D10	30		15	15	
I/O31	11	D11	31		41	41	
I/O32	11	C12	32		16	16	
Set I	Set I/O direction Bank 5 FPGA Pin = K15						
I/O33	12	C8	33		42	42	
I/O34	12	D8	34		17	17	
I/O35	12	C10	35		43	43	
I/Q36	12	D9	36		18	18	
1/037	12	K16	37		44	44	
I/Q38	12	J16	38		19	19	
1/039	12	J14	39		45	45	
I/Q40	12	H14	40		20		
Set I	O direction F	ank 6 FPGA	Pin = G16		-		
1/041	13	F16	41		46	46	
1/042	13	F14	42		21	21	
1/043	13	C15	43		47	47	
1/044	13	B8	44		22	22	
1/045	13	H16	45		48	<u> </u>	
1/045	13	H15	45		22	22	1
1/047	13	F15	47		40	40	
1/047	13	F16	47				
01/040	15	LIU	40		2 4	2 4	
GND	-	-	49		50	50	
GND	-	-	50		25	25	